

US009263523B2

(12) United States Patent

Shifren et al.

(54) ADVANCED TRANSISTORS WITH PUNCH THROUGH SUPPRESSION

(71) Applicant: MIE Fujitsu Semiconductor Limited,

Kuwana (JP)

(72) Inventors: Lucian Shifren, San Jose, CA (US);

Pushkar Ranade, Los Gatos, CA (US); Paul E. Gregory, Palo Alto, CA (US); Sachin R. Sonkusale, Los Gatos, CA (US); Weimin Zhang, San Jose, CA (US); Scott E. Thompson, Gainesville,

FL (US)

(73) Assignee: Mie Fujitsu Semiconductor Limited,

Kuwana, Mie (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/188,218

(22) Filed: Feb. 24, 2014

(65) **Prior Publication Data**

US 2014/0167156 A1 Jun. 19, 2014

Related U.S. Application Data

(60) Division of application No. 13/787,073, filed on Mar. 6, 2013, now abandoned, which is a continuation of application No. 12/895,813, filed on Sep. 30, 2010, now Pat. No. 8,421,162, and a continuation-in-part of

(Continued)

(51) Int. Cl.

H01L 29/10 (2006.01) **H01L 29/78** (2006.01)

(Continued)

(52) U.S. Cl.

CPC *H01L 29/1045* (2013.01); *H01L 21/82345* (2013.01); *H01L 21/823412* (2013.01);

(Continued)

(10) Patent No.:

US 9,263,523 B2

(45) **Date of Patent:**

Feb. 16, 2016

(58) Field of Classification Search

H01L 27/088

(56) References Cited

U.S. PATENT DOCUMENTS

3,958,266 A 5/1976 Athanas 4,000,504 A 12/1976 Berger

(Continued)

FOREIGN PATENT DOCUMENTS

CN 200910109443.3 8/2009 CN 101661889 9/2011

(Continued)

OTHER PUBLICATIONS

Banerjee, et al. "Compensating Non-Optical Effects using Electrically-Driven Optical Proximity Correction", Proc. of SPIE vol. 7275 7275OE, 2009.


(Continued)

Primary Examiner — Walter H Swanson (74) Attorney, Agent, or Firm — Baker Botts L.L.P.

(57) ABSTRACT

An advanced transistor with punch through suppression includes a gate with length Lg, a well doped to have a first concentration of a dopant, and a screening region positioned under the gate and having a second concentration of dopant. The second concentration of dopant may be greater than 5×10^{18} dopant atoms per cm³. At least one punch through suppression region is disposed under the gate between the screening region and the well. The punch through suppression region has a third concentration of a dopant intermediate between the first concentration and the second concentration of dopant. A bias voltage may be applied to the well region to adjust a threshold voltage of the transistor.

18 Claims, 5 Drawing Sheets



5,877,049 A 3/1999 Liu et al. Related U.S. Application Data 5,885,876 A 3/1999 Dennen application No. 12/708,497, filed on Feb. 18, 2010, 5,889,315 A 3/1999 Farrenkopf et al. 5.895.954 A 4/1999 Yasumura et al. now Pat. No. 8,273,617. 5,899,714 A 5/1999 Farrenkopf et al. 5.918.129 A 6/1999 Fulford, Jr. et al. (60) Provisional application No. 61/357,492, filed on Jun. 5,923,067 A 7/1999 Voldman 22, 2010, provisional application No. 61/262,122, 5.923,987 A 7/1999 Burr filed on Nov. 17, 2009, provisional application No. 5,936,868 A 8/1999 Hall 61/247,300, filed on Sep. 30, 2009. 5,946,214 A 8/1999 Heavlin et al. 5,985,705 A 11/1999 Seliskar (51) Int. Cl. 5,989,963 A 11/1999 Luning et al. 6,001,695 A 12/1999 Wu H01L 27/088 (2006.01)6,020,227 A 2/2000 Bulucea H01L 21/8234 (2006.01)6,043,139 A 3/2000 Eaglesham et al. H01L 29/66 (2006.01)6,060,345 A 5/2000 Hause et al. 6,060,364 A 5/2000 (52) U.S. Cl. Maszara et al 6,066,533 A CPC H01L21/823493 (2013.01); H01L 27/088 5/2000 Yu 6,072,217 A 6,087,210 A 6/2000 Burr (2013.01); H01L 29/1083 (2013.01); H01L 7/2000 Sohn 29/66537 (2013.01); H01L 29/78 (2013.01); 6,087,691 A 7/2000 Hamamoto H01L 29/7816 (2013.01); H01L 29/7833 6,088,518 A 7/2000 Hsu 6,091,286 A 7/2000 Blauschild (2013.01); *H01L 29/7836* (2013.01) 6.096.611 A 8/2000 Wu 6,103,562 A 8/2000 Son et al. (56)References Cited 6,121,153 A 9/2000 Kikkawa 6,147,383 A 11/2000 Kuroda U.S. PATENT DOCUMENTS 6,153,920 A 11/2000 Gossmann et al. 6,157,073 A 12/2000 Lehongres 4,021,835 A 5/1977 Etoh et al. 6,175,582 B1 1/2001 Naito et al. 4,242,691 A 12/1980 Kotani et al. 6,184,112 B1 2/2001 Maszara et al. 4,276,095 A 6/1981 Beilstein, Jr. et al. 6.190.979 B1 2/2001 Radens et al. 4,315,781 A 2/1982 Henderson 6,194,259 B1 2/2001 Navak et al. 4.518.926 A 5/1985 6,198,157 B1 Swanson 3/2001 Ishida et al. 4,559,091 A 12/1985 Allen et al. 6,218,892 B1 4/2001 Soumyanath et al. 4,578,128 A 3/1986 Mundt et al. 6,218,895 B1 4/2001 De et al. 4,617,066 A 10/1986 Vasudev 6,221,724 B1 4/2001 Yu et al. 4,662,061 A 5/1987 Malhi 6,229,188 B1 5/2001 Aoki et al. 4,761,384 A 8/1988 Neppl et al. 6,232,164 B1 5/2001 Tsai et al. 4,780,748 A 10/1988 Cunningham et al. 6,235,597 B1 5/2001 Miles 4,819,043 A 4/1989 Yazawa et al. 6,245,618 B1 6/2001 An et al. 4,885,477 A 12/1989 Bird et al. 6,268,640 B1 7/2001 Park et al. 3/1990 4,908,681 A Nishida et al 6,271,070 B2 8/2001 Kotani et al. 4,945,254 A 4,956,311 A 7/1990 Robbins 6,271,551 B1 8/2001 Schmitz et al. 9/1990 Liou et al 6,288,429 B1 9/2001 Iwata et al 5,034,337 A 7/1991 Mosher et al. 6,297,132 B1 10/2001 Zhang et al 5,144,378 A 9/1992 Hikosaka 6,300,177 B1 10/2001 Sundaresan et al. 5,156,989 A 10/1992 Williams et al. 6.313.489 B1 11/2001 Letavic et al. 5,156,990 A 10/1992 Mitchell 6,319,799 B1 11/2001 Ouyang et al. 5,166,765 A 11/1992 Lee et al. 6,320,222 B1 11/2001 Forbes et al. 5,208,473 A 5/1993 Komori et al. 6,323,525 B1 11/2001 Noguchi et al. 5,294,821 A 3/1994 Iwamatsu 6,326,666 B1 12/2001 Bernstein et al. 5,298,763 A 3/1994 Shen et al. 6,335,233 B1 1/2002 Cho et al. 5,369,288 A 11/1994 Usuki 6,358,806 B1 3/2002 Puchner 5,373,186 A 12/1994 Schubert et al. 6,380,019 B1 4/2002 Yu et al. 5,384,476 A 1/1995 Nishizawa et al. 6,391,752 B1 5/2002 Colinge et al. 5,426,328 A 6/1995 Yilmaz et al. 6,426,260 B1 7/2002 Hshieh 5,444,008 A 8/1995 Han et al. 6,426,279 B1 6,432,754 B1 6,444,550 B1 7/2002 Huster et al. 5,552,332 A 9/1996 Tseng et al. 8/2002 Assaderaghi et al. 5,559,368 A 5,608,253 A 9/1996 Hu et al. 9/2002 Hao et al. 3/1997 Liu et al 6,444,551 B1 9/2002 Ku et al. 5,622,880 A 4/1997 Burr et al. 6,449,749 B1 9/2002 Stine 5,624,863 A 4/1997 Helm et al. 6,461,920 B1 10/2002 Shirahata et al. 5,625,568 A 4/1997 Edwards et al. 6,461,928 B2 10/2002 Rodder 5,641,980 A 6/1997 Yamaguchi et al. 6,472,278 B1 10/2002 Marshall et al. 5,663,583 A 9/1997 Matloubian et al. 6,482,714 B1 11/2002 Hieda et al. 5,712,501 A 1/1998 Davies et al. 6,489,224 B1 12/2002 Burr 5,719,422 A 2/1998 Burr et al. 6,492,232 B1 12/2002 Tang et al. 5,726,488 A 3/1998 Watanabe et al. 6,500,739 B1 12/2002 Wang et al. 5,726,562 A 3/1998 Mizuno 6,501,131 B1 12/2002 Divakaruni et al. 5,731,626 A 3/1998 Eaglesham et al. 6,503,801 B1 1/2003 Rouse et al. 5,736,419 A 4/1998 Naem 6.503.805 B2 1/2003 Wang et al. 5,753,555 A 5/1998 Hada 6,506,640 B1 1/2003 Ishida et al. 5,754,826 A 5/1998 Gamal et al. 6,518,623 B1 2/2003 Oda et al. 5,756,365 A 5/1998 Kakumu 6,521,470 B1 2/2003 5,763,921 A Lin et al. 6/1998 Okumura et al. 6,534,373 B1 3/2003 7/1998 5,780,899 A Hu et al. 6,541,328 B2 4/2003 Whang et al. 5,847,419 A 12/1998 Imai et al. 6.541.829 B2 4/2003 Nishinohara et al. 5,856,003 A 1/1999 Chiu

6,548,842 B1

4/2003 Bulucea et al.

5,861,334 A

1/1999 Rho

US 9,263,523 B2

Page 3

(56)	Referen	ices Cited	7,127,687		10/2006	Signore Haensch et al.
211	PATENT	DOCUMENTS	7,132,323 7,169,675		1/2007	Tan et al.
0.5.	IAILINI	DOCUMENTS	7,170,120			Datta et al
6,551,885 B1	4/2003	Yu	7,176,137		2/2007	Perug et al.
6,552,377 B1	4/2003		7,186,598			Yamauchi et al.
6,573,129 B2		Hoke et al.	7,189,627			Wu et al. Babcock et al.
6,576,535 B2		Drobny et al.	7,199,430 7,202,517			Dixit et al.
6,600,200 B1 6,620,671 B1		Lustig et al. Wang et al.	7,202,317		4/2007	
6,624,488 B1	9/2003	Wang et al. Kim	7,211,871		5/2007	
6,627,473 B1		Oikawa et al.	7,221,021			Wu et al.
6,630,710 B1	10/2003	Augusto	7,223,646			Miyashita et al.
6,660,605 B1	12/2003		7,226,833 7,226,843			White et al. Weber et al.
6,662,350 B2		Fried et al.	7,220,843			Fujisawa et al.
6,667,200 B2 6,670,260 B1		Sohn et al. Yu et al.	7,235,822		6/2007	
6,693,333 B1	2/2004		7,256,639			Koniaris et al.
6,730,568 B2	5/2004		7,259,428		8/2007	
6,737,724 B2		Hieda et al.	7,260,562			Czajkowski et al.
6,743,291 B2		Ang et al.	7,294,877 7,297,994			Rueckes et al. Wieczorek et al.
6,743,684 B2	6/2004		7,301,208			Handa et al.
6,751,519 B1 6,753,230 B2		Satya et al. Sohn et al.	7,304,350		12/2007	
6,760,900 B2		Rategh et al.	7,307,471	B2		Gammie et al.
6,770,944 B2		Nishinohara	7,312,500			Miyashita et al.
6,787,424 B1	9/2004		7,323,754			Ema et al. Lindert et al.
6,797,553 B2		Adkisson et al.	7,332,439 7,348,629			Chu et al.
6,797,602 B1 6,797,994 B1		Kluth et al. Hoke et al.	7,354,833		4/2008	
6,808,004 B2		Kamm et al.	7,380,225			Joshi et al.
6,808,994 B1	10/2004		7,398,497			Sato et al.
6,813,750 B2		Usami et al.	7,402,207			Besser et al.
6,821,825 B2		Todd et al.	7,402,872 7,416,605			Murthy et al. Zollner et al.
6,821,852 B2	11/2004		7,410,003			Li et al.
6,822,297 B2 6,831,292 B2		Nandakumar et al. Currie et al.	7,442,971			Wirbeleit et al.
6,835,639 B2		Rotondaro et al.	7,449,733	B2		Inaba et al.
6,852,602 B2		Kanzawa et al.	7,462,908			Bol et al.
6,852,603 B2		Chakravarthi et al.	7,469,164			Du-Nour
6,881,641 B2		Wieczorek et al.	7,470,593 7,485,536			Rouh et al. Jin et al.
6,881,987 B2	4/2005	Jachne et al.	7,487,474			Ciplickas et al.
6,891,439 B2 6,893,947 B2		Martinez et al.	7,491,988			Tolchinsky et al.
6,900,519 B2		Cantell et al.	7,494,861			Chu et al.
6,901,564 B2	5/2005	Stine et al.	7,496,862			Chang et al.
6,916,698 B2		Mocuta et al.	7,496,867 7,498,637			Turner et al. Yamaoka et al.
6,917,237 B1 6,927,463 B2		Tschanz et al. Iwata et al.	7,501,324			Babcock et al.
6,928,128 B1		Sidiropoulos	7,503,020		3/2009	Allen et al.
6,930,007 B2		Bu et al.	7,507,999			Kusumoto et al.
6,930,360 B2		Yamauchi et al.	7,514,766			Yoshida
6,957,163 B2	10/2005		7,521,323			Surdeanu et al. Doyle et al.
6,963,090 B2		Passlack et al.	7,531,393 7,531,836	B2	5/2009	Liu et al.
6,995,397 B2 7,002,214 B1		Yamashita et al. Boyd et al.	7,538,364			Twynam
7,008,836 B2		Algotsson et al.	7,538,412			Schulze et al.
7,015,546 B2	3/2006	Herr et al.	7,562,233			Sheng et al.
7,015,741 B2		Tschanz et al.	7,564,105 7,566,600		7/2009	Chi et al.
7,022,559 B2		Barnak et al.	7,569,456			Ko et al.
7,036,098 B2 7,038,258 B2		Eleyan et al. Liu et al.	7,586,322			Xu et al.
7,039,881 B2	5/2006	Regan	7,592,241	B2	9/2009	Takao
7,045,456 B2	5/2006	Murto et al.	7,595,243			Bulucea et al.
7,057,216 B2		Ouyang et al.	7,598,142 7,605,041			Ranade et al. Ema et al.
7,061,058 B2		Chakravarthi et al.	7,605,041			Meunier-Beillard et al.
7,064,039 B2 7,064,399 B2	6/2006	Babcock et al.	7,605,429			Bernstein et al.
7,604,399 B2		Babcock et al.	7,608,496		10/2009	
7,071,103 B2		Chan et al.	7,615,802			Elpelt et al.
7,078,325 B2		Curello et al.	7,622,341			Chudzik et al.
7,078,776 B2		Nishinohara et al.	7,638,380		1/2009	
7,089,513 B2 7,089,515 B2		Bard et al. Hanafi et al.	7,642,140 7,644,377			Bae et al. Saxe et al.
7,089,515 B2 7,091,093 B1		Noda et al.	7,645,665			Kubo et al.
7,105,399 B1		Dakshina-Murthy et al.	7,651,920		1/2010	
7,109,099 B2		Tan et al.	7,655,523	B2		Babcock et al.
7,119,381 B2		Passlack	7,673,273			Madurawe et al.
7,122,411 B2	10/2006	Mouli	7,675,126	B2	3/2010	Cho

US 9,263,523 B2 Page 4

(56) Ref	ferences Cited	8,103,983 B2		Agarwal et al.
II C DATI	ENT DOCUMENTS	8,105,891 B2 8,106,424 B2		Yeh et al. Schruefer
0.3. FAT1	ENT DOCUMENTS	8,106,481 B2	1/2012	
7,675,317 B2 3/2	2010 Perisetty	8,110,487 B2		Griebenow et al.
7,678,638 B2 3/2	2010 Chu et al.	8,114,761 B2		Mandrekar et al.
	2010 Joshi et al.	8,119,482 B2 8,120,069 B2		Bhalla et al. Hynecek
	2010 Dokumaci et al. 2010 Burr et al.	8,129,246 B2		Babcock et al.
	2010 Buil et al.	8,129,797 B2		Chen et al.
7,704,822 B2 4/2	2010 Jeong	8,134,159 B2		Hokazono
.,,	2010 Zhu et al.	8,143,120 B2 8,143,124 B2		Kerr et al. Challa et al.
	2010 Braithwaite et al. 2010 Zhu et al.	8,143,678 B2		Kim et al.
	2010 End et al.	8,148,774 B2		Mori et al.
	2010 Cho	8,163,619 B2		Yang et al.
	2010 Cho et al.	8,169,002 B2 8,170,857 B2		Chang et al. Joshi et al.
	2010 Shah et al. 2010 Capasso et al.	8,173,499 B2		Chung et al.
	2010 Capasso et al. 2010 Hokazono et al.	8,173,502 B2		Yan et al.
	2010 Nowak	8,176,461 B1		Trimberger
	2010 Bernstein et al.	8,178,430 B2 8,179,530 B2		Kim et al. Levy et al.
	2010 Liet al.	8,179,330 B2 8,183,096 B2		Wirbeleit
	2010 Helm et al. 2010 Luo et al.	8,183,107 B2		Mathur et al.
	2010 Itoh et al.	8,185,865 B2		Gupta et al.
	2010 Berger et al.	8,187,959 B2		Pawlak et al.
	2010 Bangsaruntip et al.	8,188,542 B2 8,196,545 B2		Yoo et al. Kurosawa
	2010 Kawahara et al. 2010 Kim et al.	8,201,122 B2		Dewey, III et al.
	2010 Killi et al. 2010 Mochizuki	8,214,190 B2		Joshi et al.
7,811,881 B2 10/2	2010 Cheng et al.	8,217,423 B2		Liu et al.
	2010 Mandelman et al.	8,225,255 B2 8,227,307 B2		Ouyang et al. Chen et al.
	2010 Lebby et al. 2010 Matocha et al.	8,236,661 B2		Dennard et al.
	2010 Maiocha et al. 2010 Trimberger et al.	8,239,803 B2		Kobayashi
	2010 Seebauer et al.	8,247,300 B2		Babcock et al.
	2010 Hoentschel et al.	8,255,843 B2 8,258,026 B2		Chen et al. Bulucea
	2010 Chen et al.	8,266,567 B2		El Yahyaoui et al.
	2011 Bauer 2011 Lee et al.	8,286,180 B2	10/2012	
	2011 Babcock et al.	8,288,798 B2		Passlack
	2011 Herner et al.	8,299,562 B2	10/2012	
	2011 Hokazono	8,324,059 B2 8,436,422 B2*		Guo et al. Loh et al 257/336
	2011 Lahner et al. 2011 Ye et al.	2001/0014495 A1	8/2001	
	2011 Cardone et al.	2002/0033511 A1		Babcock et al.
	2011 Kato	2002/0042184 A1 2003/0006415 A1		Nandakumar et al.
	2011 Fenouillet-Beranger et al. 2011 Flynn et al.	2003/0006415 A1 2003/0047763 A1		Yokogawa et al. Hieda et al.
	2011 Flynn et al. 2011 Moroz et al.	2003/0122203 A1		Nishinohara et al.
	2011 Nakano	2003/0173626 A1	9/2003	
7,941,776 B2 5/2	2011 Majumder et al.	2003/0183856 A1		Wieczorek et al.
	2011 Gomm et al. 2011 Liu et al.	2003/0215992 A1 2004/0053457 A1	3/2004	
	2011 Liu et al. 2011 Ueno et al.	2004/0075118 A1		Heinemann et al.
	2011 King et al.	2004/0075143 A1		Bae et al.
	2011 Kohli et al.	2004/0084731 A1		Matsuda et al. Grudowski et al.
	2011 Cai	2004/0087090 A1 2004/0126947 A1	7/2004	
	2011 Williford 2011 Seebauer	2004/0175893 A1		Vatus et al.
	2011 Bedell et al.	2004/0180488 A1	9/2004	
	2011 Haensch et al.	2005/0056877 A1 2005/0106824 A1		Rueckes et al 257/300 Alberto et al.
	2011 Pan	2005/0106824 A1 2005/0116282 A1		Pattanayak et al.
	2011 Furukawa et al. 2011 Yu et al.	2005/0250289 A1		Babcock et al.
	2011 Kim et al.	2005/0280075 A1		Ema et al.
8,039,332 B2 10/2	2011 Bernard et al.	2006/0017100 A1		Bol et al 257/331
	2011 Lee	2006/0022270 A1 2006/0049464 A1	3/2006	Boyd et al.
	2011 Hargrove et al. 2011 Tsai et al.	2006/0068555 A1		Zhu et al.
	2011 Isal et al. 2011 Cranford, Jr. et al.	2006/0068586 A1	3/2006	
8,053,340 B2 11/2	2011 Colombeau et al.	2006/0071278 A1	4/2006	
	2011 Kurita	2006/0091481 A1		Li et al 257/401
	2011 Sadra et al.	2006/0154428 A1		Dokumaci Doyle et al
	2011 Wang et al. 2011 Li	2006/0157794 A1 2006/0197158 A1		Babcock et al 257/368
	2011 El 2011 Zeng et al.	2006/0203581 A1		Joshi et al.
	2012 Krull et al.	2006/0220114 A1	10/2006	Miyashita et al.

(56)	References Cited	EP 0889502 1/1999			
U.S. PATENT DOCUMENTS		EP 1 450 394 A1 8/2004 JP 59193066 11/1984			
2007/0222249 41	10/2006 - 17	JP 4186774 7/1992 JP 8153873 6/1996			
2006/0223248 A1 2006/0273299 A1	10/2006 Venugopal et al. 12/2006 Stephenson et al.	JP 8288508 11/1996			
2007/0040222 A1	2/2007 Van Camp et al.	JP H09-246534 9/1997 H01L 29/78			
2007/0117326 A1	5/2007 Tan et al.	JP 2000-243958 9/2000 H01L 29/78 JP 2004087671 3/2004			
2007/0158790 A1 2007/0212861 A1	7/2007 Rao 9/2007 Chidambarrao et al.	KR 794094 1/2008			
2007/0238253 A1	10/2007 Tucker	WO WO2011/062788 5/2011			
2008/0067589 A1	3/2008 Ito et al.	OTHER PUBLICATIONS			
2008/0079493 A1 2008/0108208 A1	4/2008 Hamlin 5/2008 Arevalo et al.				
2008/0138953 A1	6/2008 Challa et al 438/270	Cheng, et al. "Extremely Thin SOI (ETSOI) CMOS with Record Low			
2008/0169493 A1	7/2008 Lee et al.	Variability for Low Power System-on-Chip Applications", Electron			
2008/0169516 A1 2008/0197439 A1	7/2008 Chung 8/2008 Goerlach et al.	Devices Meeting (IEDM), Dec. 2009.			
2008/0137433 A1 2008/0227250 A1	9/2008 Ranade et al.	Cheng, et al. "Fully Depleted Extremely Thin SOI Technology Fab-			
2008/0237661 A1	10/2008 Ranade et al.	ricated by a Novel Integration Scheme Feturing Implant-Free, Zero-			
2008/0258198 A1 2008/0272409 A1	10/2008 Bojarczuk et al. 11/2008 Sonkusale et al.	Silicon-Loss, and Faceted Raised Source/Drain", Symposium on VLSI Technology Digest of Technical Papers, pp. 212-213, 2009.			
2009/0003105 A1	1/2009 Itoh et al	Drennan, et al. "Implications of Proximity Effects for Analog			
2009/0057746 A1	3/2009 Sugll et al.	Design", Custom Integrated Circuits Conference, pp. 169-176, Sep			
2009/0057762 A1 2009/0108350 A1	3/2009 Bangsaruntip et al 257/347 4/2009 Cai et al.	2006.			
2009/0108330 A1 2009/0121298 A1	5/2009 Furukawa et al 257/412	Hook, et al. "Lateral Ion Implant Straggle and Mask Proximity			
2009/0134468 A1	5/2009 Tsuchiya et al.	Effect", IEEE Transactions on Electron Devices, vol. 50, No. 9, pp.			
2009/0224319 A1 2009/0302388 A1	9/2009 Kohli 12/2009 Cai et al.	1946-1951, Sep. 2003. Hori, et al., "A 0.1 µm CMOS with a Step Channel Profile Formed by			
2009/0309140 A1	12/2009 Car et al. 12/2009 Khamankar et al.	Ultra High Vacuum CVD and In-Situ Doped Ions", Proceeding of			
2009/0311837 A1	12/2009 Kapoor	the International Electron Devices Meeting, New York, IEEE, US,			
2009/0321849 A1 2010/0012988 A1	12/2009 Miyamura et al. 1/2010 Yang et al.	pp. 909-911, Dec. 5, 1993.			
2010/0012368 A1 2010/0038724 A1	2/2010 Anderson et al.	Matshuashi, et al. "High-Performance Double-Layer Epitaxial-			
2010/0100856 A1	4/2010 Mittal	Channel PMOSFET Compatible with a Single Gate CMOSFET",			
2010/0148153 A1 2010/0149854 A1	6/2010 Hudait et al. 6/2010 Vora	Symposium on VLSI Technology Digest of Technical Papers, pp. 36-37, 1996.			
2010/0147634 A1 2010/0187641 A1	7/2010 Zhu et al.	Shao, et al., "Boron Diffusion in Silicon: The Anomalies and Control			
2010/0207182 A1	8/2010 Paschal	by Point Defect Engineering", Materials Science and Engineering R:			
2010/0270600 A1 2011/0059588 A1	10/2010 Inukai et al. 3/2011 Kang	Reports, vol. 42, No. 3-4, pp. 65-114, Nov. 1, 2012.			
2011/0073961 A1	3/2011 Dennard et al.	Sheu, et al. "Modeling the Well-Edge Proximity Effect in Highly			
2011/0074498 A1 2011/0079860 A1	3/2011 Thompson et al. 4/2011 Verhulst	Scaled MOSFETs", IEEE Transactions on Electron Devices, vol. 53, No. 11, pp. 2792-2798, Nov. 2006.			
2011/0079861 A1	4/2011 Verificist 4/2011 Shifren et al.	Abiko, H et al., "A Channel Engineering Combined with Channel			
2011/0095811 A1	4/2011 Chi et al.	Epitaxy Optimization and TED Suppression for 0.15µm n-n Gate			
2011/0147828 A1 2011/0169082 A1	6/2011 Murthy et al. 7/2011 Zhu et al.	CMOS Technology", 1995 Symposium on VLSI Technology Digest			
2011/0175170 A1	7/2011 Wang et al.	of Technical Papers, pp. 23-24, 1995.			
2011/0180880 A1	7/2011 Chudzik et al.	Chau, R et al., "A 50nm Depleted-Substrate CMOS Transistor			
2011/0193164 A1 2011/0212590 A1	8/2011 Zhu 9/2011 Wu et al.	(DST)", Electron Device Meeting 2001, IEDM Technical Digest, IEEE International, pp. 29.1.1-29.1.4, 2001.			
2011/0230039 A1	9/2011 Mowry et al.	Ducroquet, F et al. "Fully Depleted Silicon-On-Insulator			
2011/0242921 A1	10/2011 Tran et al.	nMOSFETs with Tensile Strained High Carbon Content Si _{1-v}			
2011/0248352 A1 2011/0294278 A1	10/2011 Shifren 12/2011 Eguchi et al.	C, Channel", ECS 210th Meeting, Abstract 1033, 2006.			
2011/0294278 A1 2011/0309447 A1	12/2011 Egueni et al. 12/2011 Arghavani et al.	Ernst, T et al., "Nanoscaled MOSFET Transistors on Strained Si,			
2012/0021594 A1	1/2012 Gurtej et al.	SiGe, Ge Layers: Some Integration and Electrical Properties Features", ECS Trans. 2006, vol. 3, Issue 7, pp. 947-961, 2006.			
2012/0034745 A1	2/2012 Colombeau et al.	Goesele, U et al., Diffusion Engineering by Carbon in Silicon, Mat.			
2012/0056275 A1 2012/0065920 A1	3/2012 Cai et al. 3/2012 Nagumo et al.	Res. Soc. Symp. vol. 610, 2000.			
2012/0003920 A1 2012/0108050 A1	5/2012 Nagumo et al. 5/2012 Chen et al.	Hokazono, A et al., "Steep Channel & Halo Profiles Utilizing Boron-			
2012/0132998 A1	5/2012 Kwon et al.	Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond", 2008 Symposium on VLSI Technology Digest of Technical Papers, pp.			
2012/0138953 A1	6/2012 Cai et al.	112-113, 2008.			
2012/0146155 A1 2012/0167025 A1	6/2012 Hoentschel et al. 6/2012 Gillespie et al.	Hokazono, A et al., "Steep Channel Profiles in n/pMOS Controlled			
2012/0168864 A1	7/2012 Dennard et al.	by Boron-Doped Si:C Layers for Continual Bulk-CMOS Scaling",			
2012/0187491 A1	7/2012 Zhu et al.	IEDM09-676 Symposium, pp. 29.1.1-29.1.4, 2009.			
2012/0190177 A1	7/2012 Kim et al.	Holland, OW and Thomas, DK "A Method to Improve Activation of Implanted Dopants in SiC", Oak Ridge National Laboratory, Oak			
2012/0223363 A1	9/2012 Kronholz et al.	Ridge, TN, 2001.			
FOREIG	ON PATENT DOCUMENTS	Kotaki, H., et al., "Novel Bulk Dynamic Threshold Voltage MOSFET			
		(B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-			
EP 0274 EP 0312		Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS", IEDM 96, pp. 459-462, 1996.			
EP 0512 EP 0531		Lavéant, P. "Incorporation, Diffusion and Agglomeration of Carbon			
EP 0683		in Silicon", Solid State Phenomena, vols. 82-84, pp. 189-194, 2002.			

(56) References Cited

OTHER PUBLICATIONS

Noda, K et al., "A 0.1-µm Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy" IEEE Transactions on Electron Devices, vol. 45, No. 4, pp. 809-814, Apr. 1998.

Ohguro, T et al., "An 0.18-µm CMOS for Mixed Digital and Analog Aplications with Zero-Volt-Vth Epitaxial-Channel MOSFET's", IEEE Transactions on Electron Devices, vol. 46, No. 7, pp. 1378-1383, Jul. 1999.

Pinacho, R et al., "Carbon in Silicon: Modeling of Diffusion and Clustering Mechanisms", Journal of Applied Physics, vol. 92, No. 3, pp. 1582-1588, Aug. 2002.

Komaragiri, R. et al., "Depletion-Free Poly Gate Electrode Architecture for Sub 100 Nanometer CMOS Devices with High-K Gate Dielectrics", IEEE IEDM Tech Dig., San Francisco CA, 833-836, Dec. 13-15, 2004.

Samsudin, K et al., "Integrating Intrinsic Parameter Fluctuation Description into BSIMSOI to Forecast sub-15nm UTB SOI based 6T SRAM Operation", Solid-State Electronics (50), pp. 86-93, 2006.

Wong, H et al., "Nanoscale CMOS", Proceedings of the IEEE, Vo. 87, No, 4, pp. 537-570, Apr. 1999.

PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Application No. PCT/US10/48998; 10 pages, Jan. 6, 2011

PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Application No. PCT/US2010/049000; 9 pages, Jan. 12 2011

Shao, et al. "Boron diffusion in silicon: the anomalies and control by point defect engineering" Materials Science and Engineering R: Reports, vol. 42, No. 3-4, Nov. 1, 2003 pp. 65-114.

PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Application No. PCT/US2011/041156; dated Sep. 21, 2011; 12 pages.

Yan, et al., "Scaling the Si MOSFET: From Bulk to SOI to Bulk", IEEE Transactions on Electron Devices, IEEE Service Center, Pisacataway, NJ, US, vol. 39, No. 7, Jul. 1, 1992 pp. 1704-1710.

PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Application No. PCT/US2011/041165; dated Nov. 2, 2011; 6 pages.

USPTO Office Action for U.S. Appl. No. 12/895,695, filed Sep. 30, 2010 in the name of Lucian Shifren, et al. 27 pages, dated May 27, 2011.

USPTO Office Action for U.S. Appl. No. 12/895,695, filed Sep. 30, 2010 in the name of Lucian Shifren, et al. 30 pages, dated Oct. 24, 2011.

Robertson, LS et al., "The Effect of Impurities on Diffusion and Activation of Ion Implanted Boron in Silicon", Mat. Res. Soc. Symp. vol. 610, 2000.

Scholz, R et al., "Carbon-Induced Undersaturation of Silicon Self-Interstitials", Appl. Phys. Lett. 72(2), pp. 200-202, Jan. 1998.

Scholz, RF et al., "The Contribution of Vacancies to Carbon Out-Diffusion in Silicon", Appl. Phys. Lett., vol. 74, No. 3, pp. 392-394, Jan. 1999.

Stolk, PA et al., "Physical Mechanisms of Transient Enhanced Dopant Diffusion in Ion-Implanted Silicon", J. Appl. Phys. 81(9), pp. 6031-6050, May 1997.

Thompson, S et al., "MOS Scaling: Transistor Challenges for the 21st Century", Intel Technology Journal Q3' 1998, pp. 1-19.

Wann, C. et al., "Channel Profile Optimization and Device Design for Low-Power High-Performance Dynamic-Threshold MOSFET", IEDM 96, pp. 113-116, 1996.

Werner, P et al., "Carbon Diffusion in Silicon", Applied Physics Letters, vol. 73, No. 17, pp. 2465-2467, Oct. 1998.

State Intellectual Property Office of the People's Republic of China, The First Office Action, Application No. 201180035830.2; with English language translation, 15 pages, Dated: May 6, 2014 received Jul. 10, 2014.

Japanese Office Action issued in JP Appl. No. 2013-516663; 7 pages with English translation, Apr. 21, 2015.

US 7,011,991, 03/2006, Li (withdrawn)

* cited by examiner









FIG. 1

















ADVANCED TRANSISTORS WITH PUNCH THROUGH SUPPRESSION

RELATED APPLICATIONS

This application is a divisional of U.S. application Ser. No. 13/787,073, which is a continuation of U.S. application Ser. No. 12/895,813 and now U.S. Pat. No. 8,421,162 claiming the benefit of U.S. Provisional Application No. 61/247,300, U.S. Provisional Application No. 61/262,122, U.S. application ¹⁰ Ser. No. 12/708,497, and U.S. Provisional Application No. 61/357,492, the disclosure of each being incorporated by reference herein.

TECHNICAL FIELD OF THE INVENTION

This disclosure relates to structures and processes for forming advanced transistors with improved operational characteristics, including enhanced punch through suppression

BACKGROUND OF THE INVENTION

Fitting more transistors onto a single die is desirable to reduce cost of electronics and improve their functional capability. A common strategy employed by semiconductor manufacturers is to simply reduce gate size of a field effect transistor (FET), and proportionally shrink area of the transistor source, drain, and required interconnects between transistors. However, a simple proportional shrink is not always possible because of what are known as "short channel effects". Short channel effects are particularly acute when channel length under a transistor gate is comparable in magnitude to depletion depth of an operating transistor, and include reduction in threshold voltage, severe surface scattering, drain induced barrier lowering (DIBL), source-drain punch through, and electron mobility issues.

Conventional solutions to mitigate some short channel effects can involve implantation of pocket or halo implants around the source and the drain. Halo implants can be symmetrical or asymmetrical with respect to a transistor source and drain, and typically provide a smoother dopant gradient between a transistor well and the source and drains. Unfortunately, while such implants improve some electrical characteristics such as threshold voltage rolloff and drain induced 45 barrier lowering, the resultant increased channel doping adversely affects electron mobility, primarily because of the increased dopant scattering in the channel.

Many semiconductor manufacturers have attempted to reduce short channel effects by employing new transistor 50 types, including fully or partially depleted silicon on insulator (SOI) transistors. SOI transistors are built on a thin layer of silicon that overlies an insulator layer, have an undoped or low doped channel that minimizes short channel effects, and do not require either deep well implants or halo implants for 55 operation. Unfortunately, creating a suitable insulator layer is expensive and difficult to accomplish. Early SOI devices were built on insulative sapphire wafers instead of silicon wafers, and are typically only used in specialty applications (e.g. military avionics or satellite) because of the high costs. 60 Modem SOI technology can use silicon wafers, but require expensive and time consuming additional wafer processing steps to make an insulative silicon oxide layer that extends across the entire wafer below a surface layer of device-quality single-crystal silicon.

One common approach to making such a silicon oxide layer on a silicon wafer requires high dose ion implantation of 2

oxygen and high temperature annealing to form a buried oxide (BOX) layer in a bulk silicon wafer. Alternatively, SOI wafers can be fabricated by bonding a silicon wafer to another silicon wafer (a "handle" wafer) that has an oxide layer on its surface. The pair of wafers are split apart, using a process that leaves a thin transistor quality layer of single crystal silicon on top of the BOX layer on the handle wafer. This is called the "layer transfer" technique, because it transfers a thin layer of silicon onto a thermally grown oxide layer of the handle wafer.

As would be expected, both BOX formation or layer transfer are costly manufacturing techniques with a relatively high failure rate. Accordingly, manufacture of SOI transistors not an economically attractive solution for many leading manufacturers. When cost of transistor redesign to cope with "floating body" effects, the need to develop new SOI specific transistor processes, and other circuit changes is added to SOI wafer costs, it is clear that other solutions are needed.

Another possible advanced transistor that has been investigated uses multiple gate transistors that, like SOI transistors, minimize short channel effects by having little or no doping in the channel. Commonly known as a finFET (due to a fin-like shaped channel partially surrounded by gates), use of finFET transistors has been proposed for transistors having 28 nanometer or lower transistor gate size. But again, like SOI transistors, while moving to a radically new transistor architecture solves some short channel effect issues, it creates others, requiring even more significant transistor layout redesign than SOI. Considering the likely need for complex non-planar transistor manufacturing techniques to make a finFET, and the unknown difficulty in creating a new process flow for finFET, manufacturers have been reluctant to invest in semi-conductor fabrication facilities capable of making finFETs.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of embodiments of the invention will be apparent from the detailed description taken in conjunction with the accompanying drawings wherein like reference numerals represent like parts, in which:

FIG. 1 illustrates a DDC transistor with a punch through suppression;

FIG. 2 illustrates a dopant profile of a DDC transistor with enhanced punch through suppression;

FIGS. 3-7 illustrate alternative useful dopant profiles; and FIG. 8 is a flow diagram illustrating one exemplary process for forming a DDC transistor with a punch through suppression

DETAILED DESCRIPTION OF THE INVENTION

Unlike silicon on insulator (SOI) transistors, nanoscale bulk CMOS transistors (those typically having a gate length less than 100 nanometers) are subject to significant adverse short channel effects, including body leakage through both drain induced barrier lowering (DIBL) and source drain punch through. Punch through is associated with the merging of source and drain depletion layers, causing the drain depletion layer to extend across a doped substrate and reach the source depletion layer, creating a conduction path or leakage current between the source and drain. This results in a substantial increase in required transistor electrical power, along with a consequent increase in transistor heat output and decrease in operational lifetime for portable or battery powered devices using such transistors.

An improved transistor manufacturable on bulk CMOS substrates is seen in FIG. 1. A Field Effect Transistor (FET)

100 is configured to have greatly reduced short channel effects, along with enhanced punch through suppression according to certain described embodiments. The FET 100 includes a gate electrode 102, source 104, drain 106, and a gate dielectric 108 positioned over a channel 110. In operation, the channel 110 is deeply depleted, forming what can be described as deeply depleted channel (DDC) as compared to conventional transistors, with depletion depth set in part by a highly doped screening region 112. While the channel 110 is substantially undoped, and positioned as illustrated above a highly doped screening region 112, it may include simple or complex layering with different dopant concentrations. This doped layering can include a threshold voltage set region 111 with a dopant concentration less than screening region 112, optionally positioned between the gate dielectric 108 and the 15 screening region 112 in the channel 110. A threshold voltage set region 111 permits small adjustments in operational threshold voltage of the FET 100, while leaving the bulk of the channel 110 substantially undoped. In particular, that portion of the channel 110 adjacent to the gate dielectric 108 20 should remain undoped. Additionally, a punch through suppression region 113 is formed beneath the screening region 112. Like the threshold voltage set region 111, the punch through suppression region 113 has a dopant concentration less than screening region 112, while being higher than the 25 overall dopant concentration of a lightly doped well substrate 114.

In operation, a bias voltage 122 VBS may be applied to source 104 to further modify operational threshold voltage, and P+ terminal 126 can be connected to P-well 114 at connection 124 to close the circuit. The gate stack includes a gate electrode 102, gate contact 118 and a gate dielectric 108. Gate spacers 130 are included to separate the gate from the source and drain, and optional Source/Drain Extensions (SDE) 132, or "tips" extend the source and drain under the gate spacers 35 and gate dielectric 108, somewhat reducing the gate length and improving electrical characteristics of FET 100.

In this exemplary embodiment, the FET 100 is shown as an N-channel transistor having a source and drain made of N-type dopant material, formed upon a substrate as P-type 40 doped silicon substrate providing a P-well 114 formed on a substrate 116. However, it will be understood that, with appropriate change to substrate or dopant material, a nonsilicon P-type semiconductor transistor formed from other suitable substrates such as Gallium Arsenide based materials may 45 be substituted. The source 104 and drain 106 can be formed using conventional dopant implant processes and materials, and may include, for example, modifications such as stress inducing source/drain structures, raised and/or recessed source/drains, asymmetrically doped, counter-doped or crys-50 tal structure modified source/drains, or implant doping of source/drain extension regions according to LDD (low doped drain) techniques. Various other techniques to modify source/ drain operational characteristics can also be used, including, in certain embodiments, use of heterogeneous dopant mate- 55 rials as compensation dopants to modify electrical character-

The gate electrode 102 can be formed from conventional materials, preferably including, but not limited to, metals, metal alloys, metal nitrides and metal silicides, as well as 60 laminates thereof and composites thereof. In certain embodiments the gate electrode 102 may also be formed from polysilicon, including, for example, highly doped polysilicon and polysilicon-germanium alloy. Metals or metal alloys may include those containing aluminum, titanium, tantalum, or 65 nitrides thereof, including titanium containing compounds such as titanium nitride. Formation of the gate electrode 102

4

can include silicide methods, chemical vapor deposition methods and physical vapor deposition methods, such as, but not limited to, evaporative methods and sputtering methods. Typically, the gate electrode 102 has an overall thickness from about 1 to about 500 nanometers.

The gate dielectric 108 may include conventional dielectric materials such as oxides, nitrides and oxynitrides. Alternatively, the gate dielectric 108 may include generally higher dielectric constant dielectric materials including, but not limited to hafnium oxides, hafnium silicates, zirconium oxides, lanthanum oxides, titanium oxides, barium-strontium-titanates and lead-zirconate-titanates, metal based dielectric materials, and other materials having dielectric properties. Preferred hafnium-containing oxides include HfO₂, HfZrO_x, HfSiO_x, HfTiO_x, HfAlO_x, and the like. Depending on composition and available deposition processing equipment, the gate dielectric 108 may be formed by such methods as thermal or plasma oxidation, nitridation methods, chemical vapor deposition methods (including atomic layer deposition methods) and physical vapor deposition methods. In some embodiments, multiple or composite layers, laminates, and compositional mixtures of dielectric materials can be used. For example, a gate dielectric can be formed from a SiO₂based insulator having a thickness between about 0.3 and 1 nm and the hafnium oxide based insulator having a thickness between 0.5 and 4 nm. Typically, the gate dielectric has an overall thickness from about 0.5 to about 5 nanometers.

The channel region 110 is formed below the gate dielectric 108 and above the highly doped screening region 112. The channel region 110 also contacts and extends between, the source 104 and the drain 106. Preferably, the channel region includes substantially undoped silicon having a dopant concentration less than 5×10^{17} dopant atoms per cm³ adjacent or near the gate dielectric 108. Channel thickness can typically range from 5 to 50 nanometers. In certain embodiments the channel region 110 is formed by epitaxial growth of pure or substantially pure silicon on the screening region.

As disclosed, the threshold voltage set region 111 is positioned under the gate dielectric 108, spaced therefrom, and above screening region 112, and is typically formed as a thin doped layer. Suitably varying dopant concentration, thickness, and separation from the gate dielectric and the screening region allows for controlled slight adjustments of threshold voltage in the operating FET 100. In certain embodiments, the threshold voltage set region 111 is doped to have a concentration between about 1×10¹⁸ dopant atoms per cm3 and about 1×10¹⁹ dopant atoms per cm³. The threshold voltage set region 111 can be formed by several different processes, including 1) in-situ epitaxial doping, 2) epitaxial growth of a thin layer of silicon followed by a tightly controlled dopant implant, 3) epitaxial growth of a thin layer of silicon followed by dopant diffusion of atoms from the screening region 112, or 4) by any combination of these processes (e.g. epitaxial growth of silicon followed by both dopant implant and diffusion from the screening layer 112).

Position of a highly doped screening region 112 typically sets depth of the depletion zone of an operating FET 100. Advantageously, the screening region 112 (and associated depletion depth) are set at a depth that ranges from one comparable to the gate length (Lg/1) to a depth that is a large fraction of the gate length (Lg/5). In preferred embodiments, the typical range is between Lg/3 to Lg/1.5. Devices having an Lg/2 or greater are preferred for extremely low power operation, while digital or analog devices operating at higher voltages can often be formed with a screening region between Lg/5 and Lg/2. For example, a transistor having a gate length of 32 nanometers could be formed to have a screening region

that has a peak dopant density at a depth below the gate dielectric of about 16 nanometers (Lg/2), along with a threshold voltage set region at peak dopant density at a depth of 8 nanometers (Lg/4).

In certain embodiments, the screening region 112 is doped 5 to have a concentration between about 5×10^{18} dopant atoms per cm³ and about 1×10 " dopant atoms per cm³, significantly more than the dopant concentration of the undoped channel, and at least slightly greater than the dopant concentration of the optional threshold voltage set region 111. As will be 10 appreciated, exact dopant concentrations and screening region depths can be modified to improve desired operating characteristics of FET 100, or to take in to account available transistor manufacturing processes and process conditions.

To help control leakage, the punch through suppression 15 region 113 is formed beneath the screening region 112. Typically, the punch through suppression region 113 is formed by direct implant into a lightly doped well, but it may be formed by out-diffusion from the screening region, in-situ growth, or other known process. Like the threshold voltage set region 20 111, the punch through suppression region 113 has a dopant concentration less than the screening region 112, typically set between about 1×10¹⁸ dopant atoms per cm³ and about 1×10^{19} dopant atoms per cm³. In addition, the punch through suppression region 113 dopant concentration is set higher 25 than the overall dopant concentration of the well substrate. As will be appreciated, exact dopant concentrations and depths can be modified to improve desired operating characteristics of FET 100, or to take in to account available transistor manufacturing processes and process conditions.

Forming such a FET 100 is relatively simple compared to SOI or finFET transistors, since well developed and long used planar CMOS processing techniques can be readily adapted.

Together, the structures and the methods of making the structures allow for FET transistors having both a low oper- 35 ating voltage and a low threshold voltage as compared to conventional nanoscale devices. Furthermore, DDC transistors can be configured to allow for the threshold voltage to be statically set with the aid of a voltage body bias generator. In some embodiments the threshold voltage can even be 40 dynamically controlled, allowing the transistor leakage currents to be greatly reduced (by setting the voltage bias to upwardly adjust the V_T for low leakage, low speed operation), or increased (by downwardly adjusting the V_T for high leakage, high speed operation). Ultimately, these structures and 45 the methods of making structures provide for designing integrated circuits having FET devices that can be dynamically adjusted while the circuit is in operation. Thus, transistors in an integrated circuit can be designed with nominally identical structure, and can be controlled, modulated or programmed to 50 operate at different operating voltages in response to different bias voltages, or to operate in different operating modes in response to different bias voltages and operating voltages. In addition, these can be configured post-fabrication for different applications within a circuit.

As will be appreciated, concentrations of atoms implanted or otherwise present in a substrate or crystalline layers of a semiconductor to modify physical and electrical characteristics of a semiconductor are be described in terms of physical and functional regions or layers. These may be understood by 60 those skilled in the art as three-dimensional masses of material that have particular averages of concentrations. Or, they may be understood as sub-regions or sub-layers with different or spatially varying concentrations. They may also exist as small groups of dopant atoms, regions of substantially similar 65 dopant atoms or the like, or other physical embodiments. Descriptions of the regions based on these properties are not

6

intended to limit the shape, exact location or orientation. They are also not intended to limit these regions or layers to any particular type or number of process steps, type or numbers of layers (e.g., composite or unitary), semiconductor deposition, etch techniques, or growth techniques utilized. These processes may include epitaxially formed regions or atomic layer deposition, dopant implant methodologies or particular vertical or lateral dopant profiles, including linear, monotonically increasing, retrograde, or other suitable spatially varying dopant concentration. To ensure that desired dopant concentrations are maintained, various dopant anti-migration techniques are contemplated, including low temperature processing, carbon doping, in-situ dopant deposition, and advanced flash or other annealing techniques. The resultant dopant profile may have one or more regions or layers with different dopant concentrations, and the variations in concentrations and how the regions or layers are defined, regardless of process, mayor may not be detectable via techniques including infrared spectroscopy, Rutherford Back Scattering (RBS), Secondary Ion Mass Spectroscopy (SIMS), or other dopant analysis tools using different qualitative or quantitative dopant concentration determination methodologies.

To better appreciate one possible transistor structure, FIG. 2 illustrates a dopant profile 202 of a deeply depleted transistor taken at midline between a source and drain, and extending downward from a gate dielectric toward a well. Concentration is measured in number of dopant atoms per cubic centimeter, and downward depth is measured as a ratio of gate length Lg. Measuring as a ratio rather than absolute depth in nanometers better allows cross comparison between transistors manufactured at different nodes (e.g. 45 nm, 32 nm, 22 nm, or 15 nm) where nodes are commonly defined in term of minimum gate lengths.

As seen in FIG. 2, the region of the channel 210 adjacent to the gate dielectric is substantially free of dopants, having less than 5×10^{17} dopant atoms per cm³ to a depth of nearly Lg/4. A threshold voltage set region 211 increases the dopant concentration to about 3×10^{18} dopant atoms per cm³, and the concentration increases another order of magnitude above 3×10¹⁸ dopant atoms per cm³ to form the screening region 212 that sets the base of the depletion zone in an operating transistor. A punch through suppression region 213 having a dopant concentration of about 1×10¹⁹ dopant atoms per cm³ at a depth of about Lg/1 is intermediate between the screening region and the lightly doped well 214. Without the punch through suppression region, a transistor constructed to have, for example, a 30 nm gate length and an operating voltage of 1.0 volts would be expected to have significantly greater leakage. When the disclosed punch through suppression region is implanted, punch through leakage is reduced, making the transistor more power efficient, and better able to tolerate process variations in transistor structure without punch through failure.

This is better seen with respect to the following Table 1, which indicates expected performance improvements for a range of punch through dosage and threshold voltage:

TABLE 1

	Ioff (nA/um)	Idsat (mA/um)	Vt (V)
Target Punchthrough layer	2	0.89	0.31
No Punchthrough layer	70	1	0.199
Higher Dose Punchthrough	0.9	0.54	0.488
Very deep Punchthrough	15	1	0.237

Alternative dopant profiles are contemplated. As seen in FIG. 3, an alternative dopant profile 203 that includes a

slightly increased depth for the low doped channel is shown. In contrast to the embodiments of FIG. 2, the threshold voltage set region 211 is a shallow notch primarily formed by out-diffusion into an epitaxially deposited layer of silicon from the screening region 212. The screening region 212 itself is set to have a dopant concentration greater than 3×10^{19} dopant atoms per cm³. The punch through suppression region 213 has a dopant concentration of about 8×10^{18} dopant atoms per cm³, provided by a combination of out-diffusion from the screening region 212 and a separate low energy implant.

As seen in FIG. 4, an alternative dopant profile 204 that includes a greatly increased depth for the low doped channel is shown. In contrast to the embodiments of FIGS. 2 and 3, there is no distinct notch, plane or layer to aid in threshold voltage setting. The screening region 212 is set to be greater 15 than 3×10^{19} dopant atoms per cm³ and the punch through suppression region 213 has a similarly high, yet narrowly defined dopant concentration of about 8×10^{18} dopant atoms per cm³, provided by with a separate low energy implant.

Yet another variation in dopant profile is seen in FIG. 5, 20 which illustrates a transistor dopant profile **205** for a transistor structure that includes a very low doped channel **210**. The threshold voltage set region **211** is precisely formed by in-situ or well controlled implant doping of thin epitaxial layer grown on the screening region. The screening region **212** is set to be about 1×10^{19} dopant atoms per cm³ and the punch through suppression region **213** also has narrowly defined dopant concentration of about 8×10^{18} dopant atoms per cm³, provided by with a separate low energy implant. The well implant **214** concentration is gradually reduced to about 30.5×10^{17} dopant atoms per cm³.

As seen in FIG. 6, a dopant profile 206 includes a low doped channel 210 adjacent to the gate dielectric, and a narrowly defined threshold voltage set region 211. The screening region 212 increases to a narrow peak set to be about 1×10^{19} 35 dopant atoms per cm³ and the punch through suppression region 213 also has broadly peak dopant concentration of about 5×10^{18} dopant atoms per cm³, provided by with a separate low energy implant. The well implant 214 concentration is high to improve bias coefficient of the transistor, 40 with a concentration of about 8×10^{17} dopant atoms per cm³.

In contrast to the narrow screen region peak dopant concentration of FIG. 6, the dopant profile 207 of FIG. 7 has a broad peak 212. In addition to a narrow undoped channel 210, the transistor structure includes a well defined partially retrograde threshold set 211, and a distinct separate punch through suppression peak 213. The well 214 doping concentration is relatively low, less than about 5×10^{17} dopant atoms per cm³.

FIG. **8** is a schematic process flow diagram **300** illustrating one exemplary process for forming a transistor with a punch through suppression region and a screening region suitable for different types of FET structures, including both analog and digital transistors. The process illustrated here is intended to be general and broad in its description in order not to 55 obscure the inventive concepts, and more detailed embodiments and examples are set forth below. These along with other process steps allow—for the processing and manufacture of integrated circuits that include DDC structured devices together with legacy devices, allowing for designs to 60 cover a full range of analog and digital devices with improved performance and lower power.

In Step 302, the process begins at the well formation, which may be one of many different processes according to different embodiments and examples. As indicated in 303, the well 65 formation may be before or after STI (shallow trench isolation) formation 304, depending on the application and results

8

desired. Boron (B), indium (I) or other P-type materials may be used for P-type implants, and arsenic (As) or phosphorous (P) and other N-type materials may be used for N-type implants. For the PMOS well implants, the P+ implant may be implanted within a range from 10 to 80 keV, and at NMOS well implants, the boron implant B+ implant may be within a range of 0.5 to 5 keV, and within a concentration range of 1×10^{13} to 8×10^{13} /cm². A germanium implant Ge+, may be performed within a range of 10 to 60 keV, and at a concentration of 1×10^{14} to 5×10^{14} /cm². To reduce dopant migration, a carbon implant, C+ may be performed at a range of 0.5 to 5 keV, and at a concentration of 1×10^{13} to 8×10^{13} /cm². Well implants may include sequential implant, and/or epitaxial growth and implant, of punch through suppression regions, screen regions having a higher dopant density than the punch through suppression region, and threshold voltage set regions (which previously discussed are typically formed by implant or diffusion of dopants into a grown epitaxial layer on the screening region).

In some embodiments the well formation 302 may include a beam line implant of Ge/B (N), As (P), followed by an epitaxial (EPI) pre-clean process, and followed finally nonselective blanket EPI deposition, as shown in 302A. Alternatively, the well may be formed using a plasma implant of B (N), As (P), followed by an EPI pre-clean, then finally a non-selective (blanket) EPI deposition, 302B. The well formation may alternatively include a solid-source diffusion of B(N), As(P), followed by an EPI pre-clean, and followed finally by a non-selective (blanket) EPI deposition, 302C. The well formation may alternatively include a solid-source diffusion of B (N), As (P), followed by an EPI pre-clean, and followed finally by a non-selective (blanket) EPI deposition, 302D. As yet another alternative, well formation may simply include well implants, followed by in-situ doped selective EPI of B (N), P (P). Embodiments described herein allow for anyone of a number of devices configured on a common substrate with different well structures and according to different parameters.

Shallow trench isolation (STI) formation 304, which, again, may occur before or after well formation 302, may include a low temperature trench sacrificial oxide (TSOX) liner 304A at a temperature lower than 900° C. The gate stack 306 may be formed or otherwise constructed in a number of different ways, from different materials, and of different work functions. One option is a poly/SiON gate stack 306A. Another option is a gate-first process 306B that includes SiON/Metal/Poly and/or SiON/Poly, followed by High-K/ Metal Gate. Another option, a gate-last process 306C includes a high-K/metal gate stack wherein the gate stack can either be formed with "Hi-K first-Metal gate last" flow or and "Hi-K last-Metal gate last" flow. Yet another option, 306D is a metal gate that includes a tunable range of work functions depending on the device construction, N(NMOS)/P(PMOS) N(PMOS)/P(NMOS) /Mid-gap or anywhere in between. In one example, N has a work function (WF) of 4.05 V±200 mV, and P has a WF of 5.01 V±200 mV.

Next, in Step 308, Source/Drain tips may be implanted, or optionally may not be implanted depending on the application. The dimensions of the tips can be varied as required, and will depend in part on whether gate spacers (SPCR) are used. In one option, there may be no tip implant in 308A. Next, in optional steps 310 and 312, PMOS or NMOS EPI layers may be formed in the source and drain regions as performance enhancers for creating strained channels. For gate-last gate stack options, in Step 314, a Gate-last module is formed. This may be only for gate-last processes 314A.

Die supporting multiple transistor types, including those with and without a punch through suppression, those having different threshold voltages, and with and without static or dynamic biasing are contemplated as shown in FIG. 1. Systems on a chip (SoC), advanced microprocessors, radio fre- 5 quency, memory, and other die with one or more digital and analog transistor configurations can be incorporated into a device using the methods described herein. According to the methods and processes discussed herein, a system having a variety of combinations of DDC and/or transistor devices and 10 structures with or without punch through suppression can be produced on silicon using bulk CMOS. In different embodiments, the die may be divided into one or more areas where dynamic bias structures, static bias structures or no-bias structures exist separately or in some combination. In a 15 dynamic bias section, for example, dynamically adjustable devices may exist along with high and low V_T devices and possibly DDC logic devices.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to 20 be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.

Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made therein 30 without departing from the spirit and scope of the invention as defined by the appended claims.

What is claimed is:

- 1. A die, comprising:
- a substrate that is a single crystal of semiconductor mate-
- a plurality of field effect transistor structures supported by the substrate each having a gate, a source, and a drain;
- wherein at least one of the transistor structures has a plurality of distinct doped regions underlying the gate and 40 extending between the source and drain, the plurality of doped regions implanted to define a dopant profile of p-type or n-type material for the at least one of the transistor structures, the dopant profile having a peak dopant concentration at a first depth from the gate, a first 45 intermediate dopant concentration at a second depth from the gate, the first intermediate dopant concentration being lower than the peak dopant concentration;
- wherein each of the plurality of transistor structures includes a channel region commonly formed by an 50 undoped blanket epitaxial growth, the channel region being directly on a threshold voltage control region formed in the single crystal of the single semiconductor material, the threshold voltage control region associated with the first intermediate dopant concentration.
- 2. The die of claim 1, wherein the dopant profile includes a second intermediate dopant concentration at a third depth from the gate, the second intermediate dopant concentration is higher than the first intermediate dopant concentration.

10

- 3. The die of claim 2, wherein the dopant profile has a second dopant concentration at a second point between the first depth and the third depth, the second dopant concentration being less than or equal to the second intermediate dopant concentration to establish a second notch in the dopant profile.
- **4**. The die of claim **2**, wherein the second intermediate dopant concentration is associated with a suppression of punch through region of at least one of the transistor structures
- 5. The die of claim 2, wherein the third depth is deeper below the gate than the first depth.
- 6. The die of claim 1, wherein the peak dopant concentration at the first depth sets a depletion depth for the at least one of the transistor structures when a voltage is applied to the gate.
 - 7. The die of claim 1, further comprising:
 - a bias structure coupled to the source of the at least one of the transistor structures, the bias structure operable to modify an operational threshold voltage of the at least one of the transistor structures.
 - **8**. The die of claim **7**, further comprising:
 - a fixed voltage source coupled to the bias structure to statically set the threshold voltage of the at least one of the transistor structures.
 - **9**. The die of claim **7**, further comprising:
 - a variable voltage source coupled to the bias structure to dynamically adjust the threshold voltage of the at least one of the transistor structures.
- 10. The die of claim 7, wherein the plurality of transistor structures are separated into different bias sections, a first bias section providing no threshold voltage adjustment, a second bias section operable to provide static threshold voltage adjustment, and a third bias section operable to provide dynamic threshold voltage adjustment.
- 11. The die of claim 10, wherein the different bias sections have different threshold voltages with or without any adjustment
- 12. The die of claim 1, wherein the first depth is deeper below the gate than the second depth.
- 13. The die of claim 1, wherein the first depth is in a range between one half and one fifth of a length of the gate.
- 14. The die of claim 1, wherein the plurality of doped regions are formed in the substrate.
- 15. The die of claim 1, wherein the plurality of doped regions are formed on the substrate.
 - 16. The die of claim 1, further comprising:

source and drain extensions extending into the channel of the at least one of the transistor structures.

- 17. The die of claim 1, wherein the plurality of doped regions are in contact with the source and drain.
- 18. The die of claim 1, wherein the dopant profile has a first dopant concentration at a first point between the first depth and the second depth, the first dopant concentration being less than or equal to the first intermediate dopant concentration to establish a first notch in the dopant profile.

* * * * *